

#### 4.6.1 – 278 PIN BUFFERED SDRAM DIMM FAMILY

CAPACITY—up to the addressing capacity of 16 bits, address multiplexed with words of 16 bytes (144 bits).

DATA CONFIGURATIONS—Only one DATA Word configurations is defined in the initial release:

—144 BIT SDRAM with the location of CHECKBITS undefined

CONFIGURATION—2 Different Configurations are defined using X16 SDRAM memories with 1 and 2 banks

LOGIC FEATURES—The modules contain the Serial Presence Detect (SPD) feature that consist of a built in serial access EEPROM that stores information on mutple parameters and attributes of the module such as technology, storage capacity, configuration, data word configuration, refresh mode, and speed of the module.

PACKAGE—278 PIN JEDEC DIMM MEMORY MODULE


PIN ASSIGNMENTS —Figs. 4.6.1-A, 4.6.1-B, & 4.6.1-C

DRAM SPD INFORMATOION — Fig. 4.6.1-D

MODULE KEYING DEFINITION — Fig. 4.6.1-E

MODULE PIN DEFINITIONS — Fig. 4.6.1-F

X144 SDRAM CONFIGURATION BLOCK DIAGRAMS —Figs. 4.6.1-G and 4.6.1-H



**Figure 4.6.1-A**  
**278 PIN X144 SDRAM DIMM PINOUT (TOP THIRD)**





Figure 4.6.1-B

278 PIN X144 SDRAM DIMM PINOUT (MIDDLE THIRD)




**Figure 4.6.1-C**  
**278 PIN X144 SDRAM DIMM PINOUT (BOTTOM THIRD)**

This page is reserved for the future addition of serial presence detect tables.

**Figure 4.6.1-D**

**278 PIN X144 SDRAM DIMM PD AND CONFIGURATION TABLES**  
Release 7



**Figure 4.6.1-E**  
**278 PIN 144 BIT SDRAM DIMM MECHANICAL KEY DEFINITION**

Pin Name	Number	Function
A0...A15	16	Address Input (multiplexed)
DQ0...DQ143	144	Data Input/Output (common)
CK, $\overline{\text{CK}}$	2	Clock Input
CKE	1	Clock Enable Input
$\overline{\text{S0}}, \overline{\text{S1}}$	2	Chip Select Input
$\overline{\text{RE}}$	1	Row Enable (RAS) Input
$\overline{\text{CE}}$	1	Column Enable (CAS) Input
$\overline{\text{W}}$	1	Write Enable Input
DQM	1	Data Mask
DQMB0...DQMB17	18	Byte Data Mask input
VDD	14	Primary Positive Power Supply
VDDQ	27	Posivite Power for Input/Output
VREF	2	Reference Power Supply
VSS	14	Ground
VSSQ	27	Ground for data Input/Output
NU	1	Reserved for board test of PLL
RFU	7	Reserved for Future Use

Notes:

1. NU pin is reserved for board test control of PLL, Make no connection at system level.
2. RFU pins are available for future standardization of serial Presence Detect and VTT.

**Figure 4.6.1-F**  
**278 PIN 144 BIT SDRAM DIMM PIN DEFINITIONS**




Figure 4.6.1-G

**278 PIN X144 BUFFERED SDRAM DIMM 1 BANK with X16 SDRAM**  
Release 7




Figure 4.6.1-H

278 PIN X144 BUFFERED SDRAM DIMM 2 BANKS with X16 SDRAM  
Release 7